Regviz

Silicon Labs /MGM240PB32VNN /AGC_S /CTRL5

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL5

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/AGC_S/CTRL5#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PNUPDISTHD0PNUPRELTHD0 (SEQPNUPALLOW)SEQPNUPALLOW 0 (SEQRFPKDEN)SEQRFPKDEN

Description

No Description

Fields

PNUPDISTHD

Disable PN GAIN increase THD
PNUPRELTHD

Enable PN GAIN increase THD
SEQPNUPALLOW

SEQ Set PN GAIN UP ALLOW
SEQRFPKDEN

SEQ-based RFPKD Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data